What Does ‘7nm’ Even Mean Anymore? — The Curious Case of Nodes Naming in Semiconductor

Learn what “7nm” and “5nm” really mean in chips. Discover the truth behind semiconductor node names and why size isn’t what it seems.

Introduction

Once upon a time, the number in a semiconductor process nodes — like 90nm, 45nm, 32nm — actually meant something. It referred to the physical dimensions of a transistor’s gate length or metal pitch. But as Moore’s Law began to strain under the weight of quantum effects, power issues, and fabrication complexity, the numbers kept shrinking — but not the transistors in quite the same way.

Welcome to the age of “marketing nodes.”

techovedas.com/what-are-the-applications-of-different-semiconductor-tech-nodes

Brief Overview: What You Need to Know

Process node names like “7nm” don’t reflect physical transistor sizes anymore.

Different foundries use varying metrics—density, power, performance—to define nodes.

Intel, TSMC, and Samsung’s 10nm processes differed widely in features and launch timing.

Real evaluation depends on transistor density, power efficiency, yield, and technology features.

The node naming race is mostly marketing, not pure engineering fact.

What Are Semiconductor Nodes?

Semiconductor nodes, also known as process nodes or technology nodes, refer to generations of semiconductor manufacturing technology. Historically, these nodes were defined by the smallest feature size in a chip, usually the length of the transistor gate (in nanometers, or nm).

For example, terms like “90nm,” “45nm,” “7nm,” or “5nm” originally described the minimum physical dimension a chipmaker could reliably produce. However, today’s node names no longer match actual feature sizes. Instead, they serve as branding terms that represent a combination of improvements in:

  • Transistor density
  • Performance
  • Power efficiency
  • New materials or architectures (like FinFET or GAAFET)
  • Lithography techniques (like EUV)

The History Behind Process Node Naming

Traditionally, semiconductor process nodes referred to the smallest transistor dimension, such as gate length, measured in nanometers (nm). For example, “14nm” meant the gate length was approximately 14 nanometers.

However, as chip designs and manufacturing advanced, shrinking a single dimension no longer captured overall technology improvements.

Around the “20nm” to “14nm” generation, the industry shifted. The “nm” labels became shorthand for new generations of technology, incorporating multiple factors beyond physical sizes.

techovedas.com/chinese-hackers-steal-chip-designs-from-nxp-for-last-2-years

Why Does the Size Matter in Semiconductors?

Smaller process nodes allow chipmakers to pack more transistors into a given space. This leads to:

  • Better performance (faster processing speeds)
  • Lower power consumption (ideal for mobile and AI devices)
  • Reduced cost per transistor (more chips per wafer)
  • Smaller, more efficient devices (thinner laptops, smarter phones)

In essence, smaller size = more power, less heat, lower cost.

Why Is There a Race to Make the Smallest Chip?

The semiconductor industry is in a race to create smaller nodes because:

  • Tech giants want faster, more efficient chips for AI, gaming, and data centers.
  • Smaller chips dominate in mobile where battery life and performance matter most.
  • It’s a branding advantage — “3nm” sounds better than “5nm,” even if real sizes differ.
  • Competition among foundries like TSMC, Intel, and Samsung pushes innovation.
  • Economic scale matters — whoever leads in advanced nodes wins top-tier clients (like Apple and Nvidia).

It’s not just about size—it’s about speed, efficiency, prestige, and profit.

Why “7nm” or “14nm” Doesn’t Mean the Same Thing Across Foundries

Look at the table below comparing Intel, TSMC, and GlobalFoundries’ “14nm” and “16nm” nodes:

FoundryProcess NodeGate Pitch (nm)Metal Pitch (nm)Transistor Density (MTr/mm²)
Intel14nm7052~37
TSMC16nm9064~32
GlobalFoundries14nm7864~30

Source: Industry foundry datasheets and analyst reports

Notice that none of these “14nm” or “16nm” processes have physical features measuring 14 or 16 nanometers. Instead, the gate and metal pitches vary widely, affecting transistor density and overall chip performance.

This inconsistency stems from each foundry’s unique design goals and trade-offs. Intel emphasizes density and performance for servers.

TSMC balances density with power efficiency for mobile and general use. GlobalFoundries often targets specialized applications with different priorities.

techovedas.com/globalfoundries-opens-4-billion-semiconductor-plant-in-singapore

The 10nm Saga: Intel vs TSMC vs Samsung

The confusion worsened during the “10nm” node generation. Intel’s 10nm was ambitious, aiming for high transistor density and performance. However, manufacturing difficulties delayed its mass production.

Meanwhile, TSMC’s 10nm node prioritized earlier volume shipments with moderate density gains. Samsung’s 10nm landed in between, focusing on mobile chips with specific power and area targets.

When TSMC shipped its “7nm” chips first, Intel shifted strategy. It renamed its enhanced 10nm process as “Intel 7,” further blurring lines in the market.

What Really Matters: Metrics Beyond Node Names

Instead of trusting process node names, chip buyers and enthusiasts should focus on these key metrics:

  • Transistor Density (MTr/mm²): The number of transistors per square millimeter. Higher density typically means more computing power in a smaller area.
  • Power Efficiency: How much performance a chip delivers per watt. Vital for battery-powered devices and energy-conscious data centers.
  • Performance per Area: This relates to cost-effectiveness and heat management.
  • Technology Features: Adoption of EUV lithography, gate-all-around FETs, and advanced power delivery methods.
  • Yield & Maturity: The proportion of good chips produced affects availability and cost.

techovedas.com/chinese-hackers-steal-chip-designs-from-nxp-for-last-2-years

Why Foundries Play the Naming Game

Semiconductor manufacturing costs billions, with years of R&D investment. Foundries use process node names as marketing tools to claim leadership in a fiercely competitive industry.

OEMs like Apple, AMD, and Qualcomm highlight smaller node numbers to promote faster, more advanced chips. Consumers simplify this to “smaller is better,” creating strong branding incentives.

Join Our WhatsApp News for real time information on semiconductors & AI

Looking Forward: The Future of Node Naming

TSMC recently announced “3nm” and plans for “2nm” nodes, while Intel pushes “Intel 20A” and beyond, referencing angstrom-scale features (1 angstrom = 0.1 nm). These names may become purely symbolic.

At the end of the day, the true measure of semiconductor progress lies in real-world performance, efficiency, and availability — not the number on the box.

techovedas.com/will-semiconductor-export-controls-trigger-a-new-phase-in-u-s-china-trade-disputes

Conclusion

Process node names no longer tell the full story. They serve as marketing shorthand for complex trade-offs between density, power, performance, and cost.

As the semiconductor industry pushes into new technology frontiers, understanding these nuances helps buyers and tech fans make smarter decisions.

For more of such news and views choose Techovedas! Your semiconductor Guide and Mate!

Kumar Priyadarshi
Kumar Priyadarshi

Kumar Joined IISER Pune after qualifying IIT-JEE in 2012. In his 5th year, he travelled to Singapore for his master’s thesis which yielded a Research Paper in ACS Nano. Kumar Joined Global Foundries as a process Engineer in Singapore working at 40 nm Process node. Working as a scientist at IIT Bombay as Senior Scientist, Kumar Led the team which built India’s 1st Memory Chip with Semiconductor Lab (SCL).

Articles: 3672

For Semiconductor SAGA : Whether you’re a tech enthusiast, an industry insider, or just curious, this book breaks down complex concepts into simple, engaging terms that anyone can understand.The Semiconductor Saga is more than just educational—it’s downright thrilling!

For Chip Packaging : This Book is designed as an introductory guide tailored to policymakers, investors, companies, and students—key stakeholders who play a vital role in the growth and evolution of this fascinating field.